Asus P4SE User's Guide download pdf (Page 48)

2-14

Chapter 2: BIOS Information

2.4.1 Chip Configuration

SDRAM CAS Latency [2.5T]

This item controls the latency between the SDRAM read command and

the time the data actually becomes available.

SDRAM RAS to CAS Delay [3T]

This item controls the latency between the DDR SDRAM active command

and the read/write command.

SDRAM RAS Precharge Time [3T]

This item controls the idle clocks after issuing a precharge command to

the DDR SDRAM.

SDRAM RAS Active Time [6T]

This item controls the number of DDR SDRAM clocks used for DDR

SDRAM parameters.

SDRAM Configuration [By SPD]

This parameter allows you to set the optimal timings for items 2–5,

depending on the memory modules that you are using. The default setting

is [By SPD], which configures items 2–5 by reading the contents in the

SPD (Serial Presence Detect) device. The EEPROM on the memory

module stores critical information about the module, such as memory type,

size, speed, voltage interface, and module banks.

Configuration options: [User Defined] [By SPD]

The SDRAM parameters (items 2~5) become configurable only when

you set the SDRAM Configuration to [User Defined].

SDRAM Command Lead-off Time [Auto]

When set to [2T], memory read/write commands are issued 1 clock cycle

behind the memory address (MA). When set to [1T], read/write commands

and MA are issued simultaneously. Configuration options: [Auto] [2T] [1T]

1 ... 47 48 49 ... 70

No comments

Asus P4SE User's Guide Page 48