Asus TS500-E4 PX4 User Manual Page 113

  • Download
  • Add to my manuals
  • Print
  • Page
    / 198
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 112
華碩TS500-E4使用手冊 5-21
5.4.2 晶片設定(Chipset Configuration)
請選擇所需設定的項目並按一下 <Enter> 鍵以顯示子選單項目。
Set Max Ext CPUID=3 [Disabled]
使 CPUID
[Enabled]。設定值有:[Disabled] [Enabled]。
Echo TPR [Disabled]
設定值有:[Disabled] [Enabled]。
Discrete MTRR Allocation [Disabled]
設定值有:[Disabled] [Enabled]。
Intel EIST support [Enabled]
Intel EIST
[Disabled] [Enabled]。
以上有打 " * " 的項目為提供技術人員進行除錯(debug)時,所使用
設定項目。
C1 Enhanced Mode [Enabled]
當這個選項設定 [Enabled] 時,BIOS 會自動偵 CPU 是否有支援 C1E
能, C1E 模式CPU 電量 CPU idle 。設
有:[Enabled] [Disabled]。
* No Execute Mode Mem Proection [Enabled]
設定值有:[Disabled] [Enabled]。
* Adiacent Cache Line Prefetch [Enabled]
設定值有:[Disabled] [Enabled]。
F1 Help
↑↓
Select Item -/+ Change Values F9 Setup Defaults
ESC Exit
→←
Select Menu Enter Select Sub-Menu F10 Save and Exit
Item Specic Help
Enable Conguration/
Memory mapped accesses
to the Crystal Beach
Conguration space
located in
Device 8, Fn 0, and Fn 1.
Chipset Conguration
Crystal Beach Congure Enable [Enabled]
SERR Signal Condition [Single Bit]
Demand Scrub Enable [Enabled]
Patrol Scrub Enable [Enabled]
4GB PCI Hole Granularity [256 MB]
Memory Branch Mode [Interleave]
Branch 0 Rank Interleave [4:1]
Branch 0 Rank Sparing [Disabled]
Enhanced x8 Detection [Enabled]
Force ITK Cong Clocking [Disabled]
FBDIMM(s) Thermal Throttling [Open Loop]
Open Loop Type [Best Performan]
Environment Temperature [025
O
C]
PhoenixBIOS Setup Utility
Advanced
Page view 112
1 2 ... 108 109 110 111 112 113 114 115 116 117 118 ... 197 198

Comments to this Manuals

No comments